| |
1 /******************************************************************** |
| |
2 * * |
| |
3 * THIS FILE IS PART OF THE OggTheora SOFTWARE CODEC SOURCE CODE. * |
| |
4 * USE, DISTRIBUTION AND REPRODUCTION OF THIS LIBRARY SOURCE IS * |
| |
5 * GOVERNED BY A BSD-STYLE SOURCE LICENSE INCLUDED WITH THIS SOURCE * |
| |
6 * IN 'COPYING'. PLEASE READ THESE TERMS BEFORE DISTRIBUTING. * |
| |
7 * * |
| |
8 * THE Theora SOURCE CODE IS COPYRIGHT (C) 2002-2009 * |
| |
9 * by the Xiph.Org Foundation and contributors http://www.xiph.org/ * |
| |
10 * * |
| |
11 ******************************************************************** |
| |
12 |
| |
13 function: |
| |
14 last mod: $Id: x86state.c 17410 2010-09-21 21:53:48Z tterribe $ |
| |
15 |
| |
16 ********************************************************************/ |
| |
17 |
| |
18 #include "x86int.h" |
| |
19 |
| |
20 #if defined(OC_X86_ASM) |
| |
21 |
| |
22 /*This table has been modified from OC_FZIG_ZAG by baking a 4x4 transpose into |
| |
23 each quadrant of the destination.*/ |
| |
24 static const unsigned char OC_FZIG_ZAG_MMX[128]={ |
| |
25 0, 8, 1, 2, 9,16,24,17, |
| |
26 10, 3,32,11,18,25, 4,12, |
| |
27 5,26,19,40,33,34,41,48, |
| |
28 27, 6,13,20,28,21,14, 7, |
| |
29 56,49,42,35,43,50,57,36, |
| |
30 15,22,29,30,23,44,37,58, |
| |
31 51,59,38,45,52,31,60,53, |
| |
32 46,39,47,54,61,62,55,63, |
| |
33 64,64,64,64,64,64,64,64, |
| |
34 64,64,64,64,64,64,64,64, |
| |
35 64,64,64,64,64,64,64,64, |
| |
36 64,64,64,64,64,64,64,64, |
| |
37 64,64,64,64,64,64,64,64, |
| |
38 64,64,64,64,64,64,64,64, |
| |
39 64,64,64,64,64,64,64,64, |
| |
40 64,64,64,64,64,64,64,64, |
| |
41 }; |
| |
42 |
| |
43 void oc_state_accel_init_x86(oc_theora_state *_state){ |
| |
44 _state->cpu_flags=oc_cpu_flags_get(); |
| |
45 if(_state->cpu_flags&OC_CPU_X86_MMX){ |
| |
46 _state->opt_vtable.frag_copy=oc_frag_copy_mmx; |
| |
47 _state->opt_vtable.frag_copy_list=oc_frag_copy_list_mmx; |
| |
48 _state->opt_vtable.frag_recon_intra=oc_frag_recon_intra_mmx; |
| |
49 _state->opt_vtable.frag_recon_inter=oc_frag_recon_inter_mmx; |
| |
50 _state->opt_vtable.frag_recon_inter2=oc_frag_recon_inter2_mmx; |
| |
51 _state->opt_vtable.idct8x8=oc_idct8x8_mmx; |
| |
52 _state->opt_vtable.state_frag_recon=oc_state_frag_recon_mmx; |
| |
53 _state->opt_vtable.loop_filter_init=oc_loop_filter_init_mmx; |
| |
54 _state->opt_vtable.state_loop_filter_frag_rows= |
| |
55 oc_state_loop_filter_frag_rows_mmx; |
| |
56 _state->opt_vtable.restore_fpu=oc_restore_fpu_mmx; |
| |
57 _state->opt_data.dct_fzig_zag=OC_FZIG_ZAG_MMX; |
| |
58 } |
| |
59 else oc_state_accel_init_c(_state); |
| |
60 } |
| |
61 #endif |