michael@0: /***********************************************************************
michael@0: Copyright (C) 2013 Xiph.Org Foundation and contributors.
michael@0: Redistribution and use in source and binary forms, with or without
michael@0: modification, are permitted provided that the following conditions
michael@0: are met:
michael@0: - Redistributions of source code must retain the above copyright notice,
michael@0: this list of conditions and the following disclaimer.
michael@0: - Redistributions in binary form must reproduce the above copyright
michael@0: notice, this list of conditions and the following disclaimer in the
michael@0: documentation and/or other materials provided with the distribution.
michael@0: - Neither the name of Internet Society, IETF or IETF Trust, nor the
michael@0: names of specific contributors, may be used to endorse or promote
michael@0: products derived from this software without specific prior written
michael@0: permission.
michael@0: THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
michael@0: AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
michael@0: IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
michael@0: ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
michael@0: LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
michael@0: CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
michael@0: SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
michael@0: INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
michael@0: CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
michael@0: ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
michael@0: POSSIBILITY OF SUCH DAMAGE.
michael@0: ***********************************************************************/
michael@0: 
michael@0: #ifndef SILK_MACROS_ARMv4_H
michael@0: #define SILK_MACROS_ARMv4_H
michael@0: 
michael@0: /* (a32 * (opus_int32)((opus_int16)(b32))) >> 16 output have to be 32bit int */
michael@0: #undef silk_SMULWB
michael@0: static OPUS_INLINE opus_int32 silk_SMULWB_armv4(opus_int32 a, opus_int16 b)
michael@0: {
michael@0:   unsigned rd_lo;
michael@0:   int rd_hi;
michael@0:   __asm__(
michael@0:       "#silk_SMULWB\n\t"
michael@0:       "smull %0, %1, %2, %3\n\t"
michael@0:       : "=&r"(rd_lo), "=&r"(rd_hi)
michael@0:       : "%r"(a), "r"(b<<16)
michael@0:   );
michael@0:   return rd_hi;
michael@0: }
michael@0: #define silk_SMULWB(a, b) (silk_SMULWB_armv4(a, b))
michael@0: 
michael@0: /* a32 + (b32 * (opus_int32)((opus_int16)(c32))) >> 16 output have to be 32bit int */
michael@0: #undef silk_SMLAWB
michael@0: #define silk_SMLAWB(a, b, c) ((a) + silk_SMULWB(b, c))
michael@0: 
michael@0: /* (a32 * (b32 >> 16)) >> 16 */
michael@0: #undef silk_SMULWT
michael@0: static OPUS_INLINE opus_int32 silk_SMULWT_armv4(opus_int32 a, opus_int32 b)
michael@0: {
michael@0:   unsigned rd_lo;
michael@0:   int rd_hi;
michael@0:   __asm__(
michael@0:       "#silk_SMULWT\n\t"
michael@0:       "smull %0, %1, %2, %3\n\t"
michael@0:       : "=&r"(rd_lo), "=&r"(rd_hi)
michael@0:       : "%r"(a), "r"(b&~0xFFFF)
michael@0:   );
michael@0:   return rd_hi;
michael@0: }
michael@0: #define silk_SMULWT(a, b) (silk_SMULWT_armv4(a, b))
michael@0: 
michael@0: /* a32 + (b32 * (c32 >> 16)) >> 16 */
michael@0: #undef silk_SMLAWT
michael@0: #define silk_SMLAWT(a, b, c) ((a) + silk_SMULWT(b, c))
michael@0: 
michael@0: /* (a32 * b32) >> 16 */
michael@0: #undef silk_SMULWW
michael@0: static OPUS_INLINE opus_int32 silk_SMULWW_armv4(opus_int32 a, opus_int32 b)
michael@0: {
michael@0:   unsigned rd_lo;
michael@0:   int rd_hi;
michael@0:   __asm__(
michael@0:     "#silk_SMULWW\n\t"
michael@0:     "smull %0, %1, %2, %3\n\t"
michael@0:     : "=&r"(rd_lo), "=&r"(rd_hi)
michael@0:     : "%r"(a), "r"(b)
michael@0:   );
michael@0:   return (rd_hi<<16)+(rd_lo>>16);
michael@0: }
michael@0: #define silk_SMULWW(a, b) (silk_SMULWW_armv4(a, b))
michael@0: 
michael@0: #undef silk_SMLAWW
michael@0: static OPUS_INLINE opus_int32 silk_SMLAWW_armv4(opus_int32 a, opus_int32 b,
michael@0:  opus_int32 c)
michael@0: {
michael@0:   unsigned rd_lo;
michael@0:   int rd_hi;
michael@0:   __asm__(
michael@0:     "#silk_SMLAWW\n\t"
michael@0:     "smull %0, %1, %2, %3\n\t"
michael@0:     : "=&r"(rd_lo), "=&r"(rd_hi)
michael@0:     : "%r"(b), "r"(c)
michael@0:   );
michael@0:   return a+(rd_hi<<16)+(rd_lo>>16);
michael@0: }
michael@0: #define silk_SMLAWW(a, b, c) (silk_SMLAWW_armv4(a, b, c))
michael@0: 
michael@0: #endif /* SILK_MACROS_ARMv4_H */